From: Clifford E. Cummings (cliffc@europa.com)
Date: Tue Dec 02 1997 - 09:23:15 PST
Top 5
1) Generates
Issues: index-increment values
Action Item - Kurt Baty has sent the BNF
Action Item - Cliff Cummings provide proposal verbiage (started)
<p>2) Multidimensional Arrays
Syntax has been selected -
Action Item - Mike McNamera to do the BNF
Action Item - Vivek Sagdeo to provide proposal verbiage for
multidimensional arrays
3) File IO Proposal -
Excellent proposal by Mike McNamera sent
Action Item - BNF
Action Item - proposal verbiage
<p>4) Re-Entrant Tasks (recursive tasks and functions) -
Settling on "automatic" keyword
Action Item - Cliff Cummings to do the BNF (started and sent)
Action Item - Cliff Cummings to provide proposal verbiage (started)
<p>5) Configuration (recursive tasks and functions) -
Settling on "automatic" keyword
Action Item - Cliff Cummings to do the BNF (started and sent)
Action Item - Cliff Cummings to provide proposal verbiage
19) Tom to complete Arithmetic proposal by 2nd week of December.
<p>reg r; // Syntax error - same name space
generate
for (i=0; i<1000; i=i+500)
for (j=0; j<1000; j=j+500)
reg r;
endgenerate
Hierarchical references
\r[1][1]
\r[1][501]
\r[501][1]
\r[501][501]
cannot do variable r[i][j] references
\*name .
Referencing a column or row shall not be permitted
<p>structure mwr
reg r;
wire w;
endstructure
Vivek Sagdeo
408-991-2160
//********************************************************************//
// Cliff Cummings E-mail: cliffc@europa.com //
// Sunburst Design Phone: 503-579-6362 / FAX: 503-579-7631 //
// 15870 SW Breccia Dr., Beaverton, OR 97007 //
// //
// Verilog & Synthesis Training / On-Site Training //
// Verilog, VHDL, Synopsys, LMG, FPGA, Consulting and Contracting //
//********************************************************************//
This archive was generated by hypermail 2.1.4
: Mon Jul 08 2002 - 12:52:32 PDT
and
sponsored by Boyd Technology, Inc.