From: Clifford E. Cummings (cliffc@europa.com)
Date: Thu Jun 05 1997 - 09:52:51 PDT
Subject: BTF - BE09 - Section 8.1 - edge_symbol omission
Behavioral Task Force - Errata Submission
Assigned Enhancement Request Number: BE09
Enhancement Name (Description): Section 8.1 - edge_symbol omission
Date Submitted: 970505
Requestor: graham@compass-da.com
(Paul Graham)
Status: Submitted (priority not yet assigned)
Errors found in the Verilog LRM (IEEE 1364-1995).
?. Section 8.1. The syntax box for user-defined primitives lists all the
syntax except for edge_symbol. In Annex A, edge_symbol is listed right
after level_symbol, which is the last non-terminal given in the syntax box
in section 8.1. (Another case of the syntax box cutting off part of the
syntax. Perhaps the font size was increased in the word processor, and the
boxes were not updated?)
//********************************************************************//
// Cliff Cummings E-mail: cliffc@europa.com //
// Sunburst Design Phone: 503-579-6362 / FAX: 503-579-7631 //
// 15870 SW Breccia Dr., Beaverton, OR 97007 //
// //
// Verilog & Synthesis Training / On-Site Training //
// Verilog, VHDL, Synopsys, LMG, FPGA, Consulting and Contracting //
//********************************************************************//
This archive was generated by hypermail 2.1.4
: Mon Jul 08 2002 - 12:54:40 PDT
and
sponsored by Boyd Technology, Inc.