From: Clifford E. Cummings (cliffc@europa.com)
Date: Thu Jun 05 1997 - 09:50:29 PDT
Subject: BTF - BE03 - Section 13.3.3 typo
Behavioral Task Force - Errata Submission
Assigned Enhancement Request Number: BE03
Enhancement Name (Description): Section 13.3.3 typo
Date Submitted: 970505
Requestor: graham@compass-da.com
(Paul Graham)
Status: Submitted (priority not yet assigned)
Errors found in the Verilog LRM (IEEE 1364-1995).
?. Section 13.3.3. Missing '(' characters in the syntax for edge sensitive
path descriptions:
parallel_edge_sensitive_path_description ::=
( [ edge_identifier ] specify_input_terminal_descriptor =>
specify_output_terminal_descriptor [ polarity_operator ] :
----------------^
Apparently missing '('
data_source_expression ) )
full_edge_sensitive_path_description ::=
( [ edge_identifier ] list_of_path_inputs *>
list_of_path_outputs [ polarity_operator ] :
----------------^
Apparently missing '('
data_source_expression ) )
//********************************************************************//
// Cliff Cummings E-mail: cliffc@europa.com //
// Sunburst Design Phone: 503-579-6362 / FAX: 503-579-7631 //
// 15870 SW Breccia Dr., Beaverton, OR 97007 //
// //
// Verilog & Synthesis Training / On-Site Training //
// Verilog, VHDL, Synopsys, LMG, FPGA, Consulting and Contracting //
//********************************************************************//
This archive was generated by hypermail 2.1.4
: Mon Jul 08 2002 - 12:54:41 PDT
and
sponsored by Boyd Technology, Inc.