From: Clifford E. Cummings (cliffc@europa.com)
Date: Thu Jun 05 1997 - 09:49:34 PDT
Req Enhancement Name (Description) Submitted Requestor Stat
BE1 Annex A - simple _identifier error 970516 Paul Graham S
BE2 Annex A - $nocheck clarification 970516 Paul Graham S
BE3 Section 13.3.3 typo 970516 Paul Graham S
BE4 Section 13.3.2 - output_identifier cla 970516 Paul Graham S
BE5 Truncated 12-value list_of_path_expres 970516 Paul Graham S
BE6 Section 13.1 - specify_item typo 970516 Paul Graham S
BE7 Section 14.5.11 - timing_check problem 970516 Paul Graham S
BE8 Annex A.8 - Embedded spaces clarificat 970516 Paul Graham S
BE9 Section 8.1 - edge_symbol omission 970516 Paul Graham S
BE10Section 9.6 - looping_statements typo 970516 Paul Graham S
BE11Section 8.1.5 - supported issues 970516 Paul Graham S
BE12Section 9.7 - delay_or_event_control o 970516 Paul Graham S
Status Key
S Submitted (priority not yet assigned)
S1 Submitted #1 Priority by BTF
S2 Submitted #2 Priority by BTF
S3 Submitted #3 Priority by BTF
S4 Submitted #4 Priority by BTF
P Passed by the BTF (VSG proposal TBD)
X Rejected by the BTF
VSG Proposal submitted to the VSG
A VSG Approved
R VSG Rejected
//********************************************************************//
// Cliff Cummings E-mail: cliffc@europa.com //
// Sunburst Design Phone: 503-579-6362 / FAX: 503-579-7631 //
// 15870 SW Breccia Dr., Beaverton, OR 97007 //
// //
// Verilog & Synthesis Training / On-Site Training //
// Verilog, VHDL, Synopsys, LMG, FPGA, Consulting and Contracting //
//********************************************************************//
This archive was generated by hypermail 2.1.4
: Mon Jul 08 2002 - 12:54:41 PDT
and
sponsored by Boyd Technology, Inc.