Re: Attributes in Verilog

From: Adam Krolnik (adamk@cyrix.com)
Date: Wed Jan 06 1999 - 07:43:15 PST

• Next message: Michael McNamara: "Attributes in Verilog"
• Previous message: Tom Fitzpatrick: "Attributes in Verilog"
• Maybe in reply to: Michael McNamara: "Attributes in Verilog"
• Next in thread: Tom Fitzpatrick: "Re: Attributes in Verilog"
• Reply: Tom Fitzpatrick: "Re: Attributes in Verilog"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Hello Tom, Happy new year.

One thing that isn't very clear is how you use these attributes.

They seem like variables (something that computation can be done on
and values stored in) but you have the concept of immutable (CONST.)
They can be an integer, time or real, but (as you point out) no string
values.

What do you use these for? E.g.
 Can you query them in the Verilog code?
 Are they useful with configuration?
 Does the preprocessor have access to them?
 
Can you provide a few examples of things with attributs and how they
are used?

<p> Adam Krolnik
    Verification Engineer
    Cyrix - NSC.
    Richardson TX. 75085

• Next message: Michael McNamara: "Attributes in Verilog"
• Previous message: Tom Fitzpatrick: "Attributes in Verilog"
• Maybe in reply to: Michael McNamara: "Attributes in Verilog"
• Next in thread: Tom Fitzpatrick: "Re: Attributes in Verilog"
• Reply: Tom Fitzpatrick: "Re: Attributes in Verilog"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.4 : Mon Jul 08 2002 - 12:53:24 PDT and
sponsored by Boyd Technology, Inc.