BTF Draft 3 - Requested Change

From: Adam Krolnik (krolnik@lsil.com)
Date: Thu Nov 18 1999 - 15:06:54 PST

• Next message: Adam Krolnik: "Re: Proposed changes to Verilog Generate"
• Previous message: Steven Sharp: "Proposed changes to Verilog Generate"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Good afternoon:

Section 9.5, Page 124 "Case Statement"

Was:

NOTE: The default length of x and z is the same as the default
length of an integer.

Proposed:

The length of x and z shall be extended up to the size of the
expression they are used in.

Change is:
B11 states that unsized constants with x or Z in the most significant
bit will be extended (with the most significant bit) to the size of
the expression. This was a missed sentence.

<p> Adam Krolnik
   Verification Mgr.
   LSI Logic, Inc.
   Plano TX. 75074

• Next message: Adam Krolnik: "Re: Proposed changes to Verilog Generate"
• Previous message: Steven Sharp: "Proposed changes to Verilog Generate"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.4 : Mon Jul 08 2002 - 12:53:31 PDT and
sponsored by Boyd Technology, Inc.