From: Michael McNamara (mac@surefirev.com)
Date: Mon Nov 22 1999 - 21:35:38 PST
Clifford E. Cummings writes:
> [1 <text/plain; us-ascii (7bit)>]
> Dear VSG & BTF -
>
> Attached is a pdf file with the list of syntax boxes that I have given to
> Joe Daniels for inclusion in draft four. Please review the syntax boxes to
> see if you agree with the proposed division and content.
>
> Please note the following ambiguity:
>
> Section 6.2.1, pp. 67-68 of draft 3.
>
> Question for the BTF & VSG: Were we going to permit register declaration
> assignments only to the reg data type or does the initial assignment extend
> to other register data types? The BNF permitted initialization to all
> register data types except real and realtime numbers. Should the BNF only
> permit reg initialization or should include all register types except real
> and realtime, or should it also include real and realtime?
To me, the only sensible answer is all register types.
It should also be possible to say:
reg [31:0] a, b = 3, c = 6, d; // a get x, b gets 3, c gets 6, and d gets x
<p> >
> The BNF and Syntax box 6-2 will need to be modified depending upon the answer.
>
> - Cliff
> [2 SyntaxBoxes19991122.pdf <application/pdf>]
>
> [3 <text/plain; us-ascii (7bit)>]
>
> //********************************************************************//
> // Cliff Cummings E-mail: cliffc@sunburst-design.com //
> // Sunburst Design, Inc. Phone: 503-579-6362 / FAX: 503-579-7631 //
> // 15870 SW Breccia Dr., Beaverton, OR 97007 //
> // //
> // Verilog & Synthesis Training //
> // Verilog, VHDL, Synopsys, LMG, FPGA, Consulting and Contracting //
> //********************************************************************//
This archive was generated by hypermail 2.1.4
: Mon Jul 08 2002 - 12:53:31 PDT
and
sponsored by Boyd Technology, Inc.