Port description changes abound!!

From: Clifford E. Cummings (cliffc@sunburst-design.com)
Date: Thu Feb 10 2000 - 02:18:12 PST


BTF -

I finally proposed changes for many of the port-related e-mails from Shalom
and Adam. Addressing Shalom's complaints, most of the "definitions" have
turned into "declarations." There are now two forms of module_declarations
to separate list_of_ports style from list_of_port_declarations style.

Please check the section 12 changes carefully to make sure I didn't slip
and say something like, "VHDL sucks!" (or just propose that I add that
phrase, I'll second it!! ;-)

- Cliff

//********************************************************************//
// Cliff Cummings E-mail: cliffc@sunburst-design.com //
// Sunburst Design, Inc. Phone: 503-579-6362 / FAX: 503-579-7631 //
// 15870 SW Breccia Dr., Beaverton, OR 97007 //
// //
// Verilog & Synthesis Training //
// Verilog, VHDL, Synopsys, LMG, FPGA, Consulting and Contracting //
//********************************************************************//



This archive was generated by hypermail 2.1.4 : Mon Jul 08 2002 - 12:54:11 PDT and
sponsored by Boyd Technology, Inc.