IEEE 1364 question on port defintion syntax

From: Shalom Bresticker (Shalom.Bresticker@motorola.com)
Date: Mon Mar 12 2001 - 01:43:47 PST


<x-html>
<!doctype html public "-//w3c//dtd html 4.0 transitional//en">
<html>
The following question came up on comp.lang.verilog.
<p>I am not sure of the answer and did not find explicit mention in
1364.
<p>Is "module qq ( .v(a), .v(b) )" legal, and if so, what does
it do ?
<p>(External port name is v. Internal nets/variables a and b are connected
to it.)
<pre>--
**************************************************************************
Shalom Bresticker Shalom.Bresticker@motorola.com
Motorola Semiconductor Israel, Ltd. Tel #: +972 9 9522268
P.O.B. 2208, Herzlia 46120, ISRAEL Fax #: +972 9 9522890
**************************************************************************</pre>
 </html>

</x-html>



This archive was generated by hypermail 2.1.4 : Mon Jul 08 2002 - 12:54:39 PDT and
sponsored by Boyd Technology, Inc.