Re: Verilog Standard - UDP Bug?

From: Steven Sharp (sharp@cadence.com)
Date: Fri Feb 22 2002 - 15:55:51 PST

• Next message: Dennis Marsa: "result type of power operator..."
• Previous message: Clifford E. Cummings: "Verilog Standard - UDP Bug?"
• Maybe in reply to: Clifford E. Cummings: "Verilog Standard - UDP Bug?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Precedence: bulk

Yes, this is a bug. X is a legal output value. For example, a notifier is
generally used to set a flip-flop UDP to X when a timing check violation
produces an edge on the notifier. It may also be desirable to explicitly
add an X entry for an illegal combination, overriding any more general
entries later on, rather than adding many specific entries to try to leave
the illegal combination undefined so it will default to X.

Steven Sharp
sharp@cadence.com

• Next message: Dennis Marsa: "result type of power operator..."
• Previous message: Clifford E. Cummings: "Verilog Standard - UDP Bug?"
• Maybe in reply to: Clifford E. Cummings: "Verilog Standard - UDP Bug?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.4 : Mon Jul 08 2002 - 12:55:35 PDT and
sponsored by Boyd Technology, Inc.