Re: `line directive syntax

From: Adam Krolnik (krolnik@lsil.com)
Date: Thu Feb 27 2003 - 10:02:28 PST

  • Next message: Kurt Baty: "A proposal for variable width floating point in Verilog 200X"

    Precedence: bulk

    Hi Steven;

    >I have a question about the `line directive. The syntax 19-7 seems to
    >indicate that all fields must be present, and that it is not legal to
    >leave later ones off. Is this correct?

    Yes, all fields must be specified.

    Justification:
       Compiler directives may span lines and thus one would have a more difficult time
       parsing a directive with an optional amount of information. So we require each
       piece to be present.

        Adam Krolnik
        Verification Mgr.
        LSI Logic Corp.
        Plano TX. 75074

    This archive was generated by hypermail 2.1.4 : Thu Feb 27 2003 - 10:03:42 PST and
    sponsored by Boyd Technology, Inc.