From: Stuart Sutherland (stuart@sutherland-hdl.com)
Date: Mon Jan 17 2005 - 21:18:48 PST
Another simple fix for the ballot draft is to add a comment line either
before or after the pragma line explaining that the pragma must be on one
source code line, without a carriage return.
Stu
~~~~~~~~~~~~~~~~~~~~~~~~~
Stuart Sutherland
stuart@sutherland-hdl.com
+1-503-692-0898
> -----Original Message-----
> From: owner-btf@boyd.com [mailto:owner-btf@boyd.com] On
> Behalf Of Shalom.Bresticker@freescale.com
> Sent: Monday, January 17, 2005 8:11 PM
> To: Steven J. Dovich
> Cc: Neil.Korpusik@sun.com; Stuart Sutherland; 'Fitzpatrick,
> Tom'; johny.srouji@intel.com; btf-ip@boyd.com; btf@boyd.com
> Subject: Re: IEEE 1364-2005 Encryption draft with consensus changes
>
> Verilog allows arbitrarily long lines.
> This is just a problem of the LRM.
> I'll try reducing the font size.
>
> I do agree that in the future it would be nice to allow
> multi-line directives.
>
> Shalom
>
>
> On Mon, 17 Jan 2005, Steven J. Dovich wrote:
>
> > > I have a problem with the example line
> > >
> > > `pragma protect runtime_license=(library="libsecret.so",
> > > entry="chklic", exit ="rlslic", match=42)
> > >
> > > This is a single line which is too long for the page, so it wraps
> > > around, then it looks like two lines, but that is wrong,
> because you
> > > can't have a two line compiler directive, except for `define, but
> > > this directive has to be one line because it is all part
> of a single
> > > directive and all compiler directives have to be one line
> as far as
> > > I remember, in contrast to regular source text.
> > >
> > > Or do I remember wrong?
> > >
> > > Suggestions?
> >
> > You remember correctly. We need to bring some of the `define
> > definition into the `pragma specification, to permit
> backslash continuation of lines.
> > That will allow you to render in the line length constraints of the
> > text. The capability is useful in its own right, so we won't be
> > introducing requirements for the sole purpose of avoiding layout
> > problems in the text.
> >
> > I will plan to discuss this at the Wednesday meeting.
> >
> > /sjd
> >
>
> --
> Shalom Bresticker Shalom.Bresticker
> @freescale.com
> Design & Verification Methodology Tel:
> +972 9 9522268
> Freescale Semiconductor Israel, Ltd. Fax:
> +972 9 9522890
> POB 2208, Herzlia 46120, ISRAEL Cell:
> +972 50 5441478
>
> [ ]Freescale Internal Use Only [ ]Freescale Confidential
> Proprietary
>
>
>
This archive was generated by hypermail 2.1.4
: Mon Jan 17 2005 - 21:02:29 PST
and
sponsored by Boyd Technology, Inc.