Re: SystemVerilog (P1800) and Verilog (P1364) Draft Documents Available

From: Shalom.Bresticker@freescale.com
Date: Tue Jan 18 2005 - 00:09:37 PST

Next message: Shalom Bresticker: "ISSUE 41 17.2.3: Is $sformat a task or a function ?"

Previous message: Shalom.Bresticker@freescale.com: "Re: IEEE 1364-2005 Encryption draft with consensus changes"
In reply to: Brophy, Dennis: "SystemVerilog (P1800) and Verilog (P1364) Draft Documents Available"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Of course, the date on the 1364 file should be 2005 and not 2004.

Shalom

> http://www.eda.org/sv-ieee1800/Specifications/1364-2005.D5.2004-01-13.pdf

-- 
Shalom Bresticker                        Shalom.Bresticker @freescale.com
Design & Verification Methodology                    Tel: +972 9  9522268
Freescale Semiconductor Israel, Ltd.                 Fax: +972 9  9522890
POB 2208, Herzlia 46120, ISRAEL                     Cell: +972 50 5441478
  
[ ]Freescale Internal Use Only      [ ]Freescale Confidential Proprietary

Next message: Shalom Bresticker: "ISSUE 41 17.2.3: Is $sformat a task or a function ?"
Previous message: Shalom.Bresticker@freescale.com: "Re: IEEE 1364-2005 Encryption draft with consensus changes"
In reply to: Brophy, Dennis: "SystemVerilog (P1800) and Verilog (P1364) Draft Documents Available"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.4 : Mon Jan 17 2005 - 23:53:26 PST and
sponsored by Boyd Technology, Inc.