Re: [sv-bc] potential command line option

From: Brad Pierce (Brad.Pierce@synopsys.com)
Date: Wed Apr 20 2005 - 14:30:44 PDT

  • Next message: Steven Sharp: "Re: [sv-bc] potential command line option"

    VHDL users may also find it strange that Verilog configurations
    are not as general as VHDL configurations, that they can't be used to
    change port mappings, etc.

    >Many people interested in using configs in Verilog are coming from a vhdl
    >background, where configs are part of the language and could appear in
    >the same file as other vhdl. They may find it strange that Verilog has
    >a separate configuration language that is only allowed in separate files,
    >and I am sure they will find it strange if it is only allowed in libmap
    files.

    -- Brad

    This archive was generated by hypermail 2.1.4 : Wed Apr 20 2005 - 14:07:42 PDT and
    sponsored by Boyd Technology, Inc.