From: Jayaram Bhasker (JBhasker@esilicon.com)
Date: Mon Aug 12 2002 - 10:48:37 PDT
Precedence: bulk
>> The actual intent is to only have one committee to do the work for both
>> IEEE and Accellera.
The policies governing both the groups differ mainly in terms of voting
rights. So this becomes an
issue only if you have to vote on any item.
Accellera rules allow only one vote per paying company, IEEE is open to all.
As long
as there are no contentious issues, this is ok.
- bhasker
-----Original Message-----
From: Clifford E. Cummings [mailto:cliffc@sunburst-design.com]
Sent: Monday, August 12, 2002 11:22 AM
To: etf@boyd.com
Subject: Comments concerning Accellera-IEEE Verilog Standards Statement
Precedence: bulk
I have received back a couple of good comments that I wanted to share with
all.
More comments?
Regards - Cliff
At 07:30 AM 7/16/02 +0300, Shalom.Bresticker@motorola.com wrote:
>Hi,
>
>Something about the proposal is not clear to me.
>
>You propose that Accellera work off the IEEE 1364-2001 document.
>
>However, IEEE 1364 is also going to do modifications to the same document.
>
>It seems to me that we will still have a synchronization problem.
>
>But I admit that it should reduce the magnitude of the problem
tremendously.
>
>Shalom
The actual intent is to only have one committee to do the work for both
IEEE and Accellera. I will look at the wording to see if I can clarify this
point.
At 01:30 PM 7/17/02 -0700, Gordon Vreugdenhil wrote:
>Cliff, I read over the letter and agree with it. My only concern
>would be that it might be good to add a bit more emphasis on
>having Accellera being a vehicle for releasing interim versions
>of the standard and helping to coordinate vendor feedback. In
>a sense Accellera becomes a "vendor task force" working with the
>committee. Assuming that's what you were getting at, it might
>be useful to clarify that a bit.
>
>Gord.
I like this idea and this is roughly the intent.
----------------------------------------------------
Cliff Cummings - Sunburst Design, Inc.
14314 SW Allen Blvd., PMB 501, Beaverton, OR 97005
Phone: 503-641-8446 / FAX: 503-641-8486
cliffc@sunburst-design.com / www.sunburst-design.com
Expert Verilog, Synthesis and Verification Training
This archive was generated by hypermail 2.1.4
: Thu Oct 10 2002 - 09:24:27 PDT
and
sponsored by Boyd Technology, Inc.