Date: Tue Aug 05 2003 - 06:09:12 PDT
More info on the reasoning behind this one. Some analog/mixed-signal users may choose to do some or all of their modeling in Verilog performance reasons (using real variables, etc.). Having this system task available in initial blocks would allow these users to do this.
This archive was generated by hypermail 2.1.4
: Tue Aug 05 2003 - 06:10:52 PDT
sponsored by Boyd Technology, Inc.