enhancement/455: Jeda Verification Enhancements

From: ennis@jedatechnologies.com
Date: Sat Aug 30 2003 - 14:32:49 PDT

  • Next message: Steven Sharp: "Re: errata/454: 2.3.1: 2'sb0000000_10 == 2'sb10 ?"

    Precedence: bulk

    >Number: 455
    >Category: enhancement
    >Originator: atsushi@jedatechnologies.com
    >Environment:

    >Description:

    A proposal on extending Verilog to add the verification
    layer that contains commands and constructs to be used
    for writting test benchs for verification of hardware
    designs.

    It includes object-oriented programming support for
    writing modular and reusable test benches, procedural code
    execution with dynamic concurrent programming support,
    various synchronization/mutex primitives for multi-threaded
    execution, cycle based test bench construction support,
    enhanced list and array data types for high level behavior
    modeling, and aspect-oriented programming support.

    This archive was generated by hypermail 2.1.4 : Sat Aug 30 2003 - 14:40:43 PDT and
    sponsored by Boyd Technology, Inc.