Re: Overloading in Verilog?

From: Steven Sharp (sharp@cadence.com)
Date: Thu Oct 02 2003 - 15:13:35 PDT

  • Next message: Brad Pierce: "errata/488: 6.1.1, 12.3.3: output wire [3:0] o = 4'b1010 ;"

    Precedence: bulk

    A change of terminology for one of the concepts would be good.

    Steven Sharp
    sharp@cadence.com



    This archive was generated by hypermail 2.1.4 : Thu Oct 02 2003 - 14:27:36 PDT and
    sponsored by Boyd Technology, Inc.