- Previous message: Shalom.Bresticker@motorola.com: "Re: errata/37: Possible syntax restrictions on periods"
- Maybe in reply to: Jayaram Bhasker: "Overloading in Verilog?"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
Precedence: bulk
A change of terminology for one of the concepts would be good.
Steven Sharp
sharp@cadence.com
- Next message: Brad Pierce: "errata/488: 6.1.1, 12.3.3: output wire [3:0] o = 4'b1010 ;"
- Previous message: Shalom.Bresticker@motorola.com: "Re: errata/37: Possible syntax restrictions on periods"
- Maybe in reply to: Jayaram Bhasker: "Overloading in Verilog?"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
This archive was generated by hypermail 2.1.4
: Thu Oct 02 2003 - 14:27:36 PDT
and
sponsored by Boyd Technology, Inc.