From: Shalom.Bresticker@freescale.com
Date: Tue Jun 29 2004 - 23:01:44 PDT
I think you should attach them.
600 lines is not too long.
Shalom
On Tue, 29 Jun 2004, Steven Sharp wrote:
> I have a copy of the Verilog testcase that was used by the person who
> discovered the differences among simulators in this area. If any other
> implementors would be interested in having the testcase, I can make it
> available.
>
> There are actually two variations of the testcase. Each is around 300
> lines, because they include if-then-else codings that mimic various
> possible approaches to evaluating the case, for comparison. That might
> be too long for directly attaching to this erratum.
>
> Steven Sharp
> sharp@cadence.com
>
-- Shalom Bresticker Shalom.Bresticker @freescale.com Design & Reuse Methodology Tel: +972 9 9522268 Freescale Semiconductor Israel, Ltd. Fax: +972 9 9522890 POB 2208, Herzlia 46120, ISRAEL Cell: +972 50 5441478[ ]Freescale Internal Use Only [ ]Freescale Confidential Proprietary
This archive was generated by hypermail 2.1.4
: Tue Jun 29 2004 - 23:02:26 PDT
and
sponsored by Boyd Technology, Inc.