From: Shalom Bresticker (Shalom.Bresticker@freescale.com)
Date: Tue Aug 17 2004 - 01:08:44 PDT
A Note on the IEEE Verilog Simulation Cycle
David M. Russinoff
Abstract
The IEEE Verilog Standard contains a number of ambiguities and inconsistencies
with respect to the semantics of event scheduling, creating difficulties for the
programmer in predicting the behavior of a compliant simulator. In this note, we
bring some of these issues to light and attempt to resolve them by outlining an
abstract formulation of the Verilog simulation cycle, aimed at clarifying the
intent of the Verilog Standard Committee. We also observe that the degree of
freedom allowed by the Standard in the interleaving of concurrent processes is
impractical, and if fully exercised, would inevitably lead to race conditions
and unpredicable results. Consequently, this aspect of the specification has
been essentially ignored by tacit agreement between implementors and users. As a
remedy, we propose to modify the specification of the simulation cycle by
imposing a simple restriction on the nondeterministic selection of active
events. The suggested restriction would allow the programmer to eliminate race
conditions without inhibiting compiler optimization.
You can see more about David at
http://nitro.xyzdns.net/~russ/david/publications.html
-- Shalom Bresticker Shalom.Bresticker @freescale.com Design & Reuse Methodology Tel: +972 9 9522268 Freescale Semiconductor Israel, Ltd. Fax: +972 9 9522890 POB 2208, Herzlia 46120, ISRAEL Cell: +972 50 5441478[ ]Freescale Internal Use Only [ ]Freescale Confidential Proprietary
This archive was generated by hypermail 2.1.4
: Tue Aug 17 2004 - 01:03:16 PDT
and
sponsored by Boyd Technology, Inc.