From: Brad Pierce (Brad.Pierce@synopsys.com)
Date: Tue Nov 09 2004 - 11:00:00 PST
The following reply was made to PR errata/483; it has been noted by GNATS.
From: "Brad Pierce" <Brad.Pierce@synopsys.com>
To: <etf-bugs@boyd.com>
Cc:
Subject: RE: errata/483: PROPOSAL - 4.2: Bit/part-selects of parameters
Date: Tue, 9 Nov 2004 11:07:59 -0800
Shalom,
The erratum description was entered directly into the database, not
in response to a reflector thread.
A reason for the more complicated BNF in the SystemVerilog case is
that a parameter can be a structure, not just a vector. For example,
module m #($unit::My_Struct P = ...) (...);
...
mod #(.N(P.n)) inst(x,y);
...
endmodule
-- Brad
-----Original Message-----
From: owner-etf@boyd.com [mailto:owner-etf@boyd.com]On Behalf Of
Shalom.Bresticker@freescale.com
Sent: Tuesday, November 09, 2004 12:30 AM
To: etf-bugs@boyd.com
Subject: Re: errata/483: PROPOSAL - 4.2: Bit/part-selects of parameters
The following reply was made to PR errata/483; it has been noted by GNATS.
From: Shalom.Bresticker@freescale.com
To: Brad Pierce <Brad.Pierce@synopsys.com>
Cc: etf-bugs@boyd.com
Subject: Re: errata/483: PROPOSAL - 4.2: Bit/part-selects of parameters
Date: Tue, 9 Nov 2004 10:33:42 +0200 (IST)
Brad,
What was the context of that bug report?
I don't understand what the description
"The BNF does not allow field, bit, word, part, or
indexed part selects to be constant expressions.
This disallows selects into aggregate parameters
as well as bit/part selects into parameters. This appears
to be a problem inherited from the 1364-2001 grammar."
was referrring to.
1364 has constant_range_expression.
Shalom
On Mon, 8 Nov 2004, Brad Pierce wrote:
> The following reply was made to PR errata/483; it has been noted by
GNATS.
>
> From: "Brad Pierce" <Brad.Pierce@synopsys.com>
> To: <etf-bugs@boyd.com>
> Cc:
> Subject: Re: errata/483: PROPOSAL - 4.2: Bit/part-selects of parameters
> Date: Mon, 8 Nov 2004 12:35:31 -0800
>
> Shalom,
>
> You might want to look over the BNF changes the SV-BC recently approved
for
>
> http://www.eda.org/svdb/bug_view_page.php?bug_id=0000034
>
> Maybe they should be extended to handle specparams?
>
> -- Brad
--
Shalom Bresticker Shalom.Bresticker @freescale.com
Design & Verification Methodology Tel: +972 9 9522268
Freescale Semiconductor Israel, Ltd. Fax: +972 9 9522890
POB 2208, Herzlia 46120, ISRAEL Cell: +972 50 5441478
[ ]Freescale Internal Use Only [ ]Freescale Confidential Proprietary
This archive was generated by hypermail 2.1.4
: Tue Nov 09 2004 - 11:00:15 PST
and
sponsored by Boyd Technology, Inc.