From: Shalom.Bresticker@freescale.com
Date: Tue Nov 30 2004 - 02:21:18 PST
Hi,
This is the same as issue 292 (http://www.boyd.com/1364_btf/report/full_pr/292.html).
The consensus was it should be illegal.
Thanks,
Shalom
On Tue, 30 Nov 2004, Bineet SRIVASTAVA wrote:
> In section : 12.3.3 for port declarations
>
> "If a port declaration does not include a net or variable type, then the port can be again declared in a net or
> variable declaration. If the net or variable is declared as a vector, the range specification between the two
> declarations of a port shall be identical. Once a name is used in a port declaration it shall not be declared
> again in another port declaration or in a data type declaration."
>
> Example:
> module A(b);
> ..
> output b;
> reg b; //now port b of type 'reg'
> ..
>
> endmodule
>
>
> But nothing has been said for the vice versa case of :
> "If a port declaration does not include a net or variable type, then the port can be again declared in a net or
> variable declaration."
>
> module A(b);
> ..
> reg b;
> output b;
> /* Clean semantic for above statements or Error!!! */
>
> ..
>
> endmodule
>
> Leading to mismatches among tools..
> e.g.
>
> Synplify_pro - Error
> VCS - Pass
> Formality - Error
>
> Well I dint checked many!!
>
> guess..elaboration of the sentence is required.
>
> What do you think.
>
> Regards
> Bineet Srivastava
> ST Microlectronics Ltd.
> NOIDA, INDIA
-- Shalom Bresticker Shalom.Bresticker @freescale.com Design & Verification Methodology Tel: +972 9 9522268 Freescale Semiconductor Israel, Ltd. Fax: +972 9 9522890 POB 2208, Herzlia 46120, ISRAEL Cell: +972 50 5441478 [ ]Freescale Internal Use Only [ ]Freescale Confidential Proprietary
This archive was generated by hypermail 2.1.4
: Tue Nov 30 2004 - 02:08:19 PST
and
sponsored by Boyd Technology, Inc.