- Previous message: Mark Hartoog: "uwire data type and System Verilog"
- Maybe in reply to: Steven Sharp: "[sv-bc] DataTypes: BNF changes"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
>I take it from reading the minutes that the restriction is that net type
>and 'reg' are not allowed next to each other, but if a drive strength or
>charge strength appears in between, then it is legal. For example these
>would all be legal:
>
>tri (large) reg w;
>typedef reg REG;
>tri REG w;
>
>but this would be illegal:
>
>tri reg w;
>
>Is this correct?
That matches my understanding of what was approved.
Steven Sharp
sharp@cadence.com
- Next message: Steven Sharp: "Re: uwire data type and System Verilog"
- Previous message: Mark Hartoog: "uwire data type and System Verilog"
- Maybe in reply to: Steven Sharp: "[sv-bc] DataTypes: BNF changes"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
This archive was generated by hypermail 2.1.4
: Wed Nov 10 2004 - 16:21:22 PST
and
sponsored by Boyd Technology, Inc.