- Previous message: Steven Sharp: "RE: [sv-bc] DataTypes: Minor LRM edits"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
OK, here is section 18 again, with the requested changes. I also cleaned
up some references to type and net type some more, to try to make it even
clearer.
Steven Sharp
sharp@cadence.com
Changes for Section 18 "Hierarchy"
In 18.1, CHANGE
"An important enhancement in SystemVerilog is the ability to pass any data
type through module ports, including nets, and all variable types including
reals, arrays and structures."
TO
"An important enhancement in SystemVerilog is the ability to pass a value
of any data type through module ports, using nets or variables. This
includes reals, arrays and structures."
In 18.8, CHANGE
"With SystemVerilog, a port can be a declaration of a net, an interface,
an event, or a variable of any type, including an array, a structure
or a union."
TO
"With SystemVerilog, a port can be a declaration of an interface, an event,
or a variable or net of any allowed data type, including an array, a
structure or a union."
In 18.8, CHANGE
"If the first port direction but no type is specified, then the port type
shall default to wire. This default type can be changed using the
`default_nettype compiler directive, as in Verilog."
TO
"If the first port direction but no net type or data type is specified,
then the port shall default to a net of net type wire. This default net
type can be changed using the `default_nettype compiler directive, as in
Verilog."
In 18.8, CHANGE
"For subsequent ports in the port list, if the type and direction are
omitted, then both are inherited from the previous port. If only the
direction is omitted, then it is inherited from the previous port. If
only the type is omitted, it shall default to wire. This default type
can be changed using the `default_nettype compiler directive, as in
Verilog.
// second port inherits its direction and type from previous port
module mh3 (input byte a, b);
...
endmodule"
TO
"For subsequent ports in the port list, if the direction and the net type
and data type are omitted, then the direction and any net type and data
type are inherited from the previous port. If the direction is omitted,
but a net type or data type is present, then the direction is inherited
from the previous port. If the direction is present, but the net type
and data types are omitted, then the port shall default to a net of net
type wire. This default net type can be changed using the `default_nettype
compiler directive, as in Verilog.
// second port inherits its direction and data type from previous port
module mh3 (input byte a, b);
...
endmodule
For an inout port, if the net type is omitted, then the port shall default
to a net of net type wire. This default net type can be changed using
the `default_nettype compiler directive, as in Verilog.
// the inout port defaults to a net of net type wire
module mh2 (inout integer a);
...
endmodule"
In 18.11.3, DELETE
"- A port connection between a net type and a variable type of the same
bit length is a legitimate cast."
In 18.12, CHANGE
"SystemVerilog extends Verilog port connections by making all variable
data types available to pass through ports."
TO
"SystemVerilog extends Verilog port connections by making values of all
data types on variables and nets available to pass through ports."
In 18.12.2, CHANGE
"If a port declaration has a wire type (which is the default), or any
other net type,"
TO
"If a port declaration has a net type, such as wire,"
In 18.12.2, CHANGE
"- An output can be connected to a net type (or a concatenation of net
types) or a compatible variable type (or a concatenation of variable
types).
- An inout can be connected to a net type (or a concatenation of net
types) or left unconnected, but not to a variable type."
TO
"- An output can be connected to a net or variable (or a concatenation
of nets or variables) of a compatible data type.
- An inout can be connected to a net (or a concatenation of nets) of a
compatible data type, or left unconnected, but cannot be connected to a
variable."
In 18.12.4, CHANGE
"The same rules for assignment compatibility are used for compatible
port types for ports declared as an input or an output variable, or
for output ports connected to variables."
TO
"The same rules are used for compatible port types as for assignment
compatibility."
- Next message: Kathy McKinley: "Picture"
- Previous message: Steven Sharp: "RE: [sv-bc] DataTypes: Minor LRM edits"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
This archive was generated by hypermail 2.1.4
: Thu Nov 11 2004 - 11:05:38 PST
and
sponsored by Boyd Technology, Inc.